Weekday (YC W21)
Weekday (YC W21)
Weekday (YC W21) ir Indijai orientēta personāla atlases platforma HR tehnoloģiju un SaaS risinājumu jomā. Tā apvieno mākslīgā intelekta vadītus rīkus ar plašu kandidātu datubāzi, lai palīdzētu uzņēmumiem identificēt talantus un uzrunāt tos, izmantojot proaktīvu saziņu. Platforma atbalsta saziņu e-pastā, WhatsApp un pa tālruni, kā arī sniedz kandidātiem vienkāršu iespēju atrast un pieteikties vakancēm.

FPGA Engineer, Chip Design (Remote, India)

Build chip-design evaluations and reference RTL for AI systems, reviewing verification, timing, synthesis, and PPA across semiconductor workflows. This remote role is based in India.

Apraksts

  • Create practical assessments spanning RTL design, verification, synthesis, physical design, and sign-off.
  • Develop reference designs in Verilog, SystemVerilog, or VHDL, with testbenches, constraints, and expected outputs.
  • Set grading standards and validation approaches that match professional engineering practice.
  • Inspect AI-produced RTL, testbenches, hardware designs, and implementation outputs for functional faults and design shortcomings.
  • Investigate verification failures, coverage gaps, timing violations, and inefficient power, performance, and area choices.
  • Assess designs for correctness, timing compliance, resource use, and implementation quality.
  • Set up and maintain EDA environments where AI agents can run realistic chip-design flows.
  • Use relevant tools such as Synopsys, Cadence, Siemens, AMD/Xilinx Vivado, and Intel Quartus.
  • Create assessments for synthesis quality, place-and-route outcomes, static timing analysis, and timing closure.
  • Turn recurring AI-agent errors into new evaluation cases and progressively harder engineering tasks.
  • Partner with engineering and research teams to strengthen evaluation environments, test methods, and technical benchmarks.
  • Automate design flows, tests, and results analysis with scripting languages.
  • Record reference solutions, design assumptions, failure cases, and evaluation methods.

Prasības

  • Bring 3–5 years of practical ASIC or FPGA design experience, ideally spanning multiple stages of the digital design flow.
  • Hold a B.E., B.Tech, or M.Tech in Electrical Engineering, Electronics Engineering, VLSI, or a related field.
  • Have strong RTL skills in Verilog, SystemVerilog, or VHDL.
  • Have hands-on design verification experience, including testbench development, debugging, coverage analysis, and UVM or similar methods.
  • Be familiar with EDA tools and workflows from Synopsys, Cadence, Siemens, AMD/Xilinx, or Intel.
  • Understand logic synthesis, place-and-route, static timing analysis, timing constraints, and timing closure.
  • Apply sound engineering judgement to power, performance, and area (PPA) trade-offs.
  • Have carried at least one project from specification through implementation or tape-out.
  • Bring strong debugging, analytical, and problem-solving skills, and explain clearly why a design passes or fails.
  • Python, Tcl, or Perl experience for design-flow automation is an advantage.
  • Familiarity with open-source tools such as Yosys, OpenROAD, Verilator, or cocotb is beneficial.
  • Interest in AI engineering evaluations, reinforcement-learning environments, or model post-training is welcome but not required.

Saistītās vakances

I

Senior Engineering Manager, Risk Engineering

Imprint
201 – 500 Darbinieki
FinansesKonsultācijasMārketings

Lead backend teams responsible for real-time payment authorization, fraud decisions, and underwriting at Imprint, an embedded payments and credit platform.

Atvērt
Martin & Company

Director of P&C Insurance Consulting

Martin & Company

Lead client-facing property and casualty insurance consulting engagements at Martin & Company, a technology-enabled insurance advisory firm. Shape project scope, protect delivery quality, grow client accounts, and mentor consultants.

Atvērt
Commonwealth Bank

Senior Engineering Manager, Payments Technology

Commonwealth Bank

Lead payment reporting platforms across five engineering squads at Commonwealth Bank, guiding cloud modernisation, real-time data and AI-assisted engineering in Australia.

Atvērt
General Dynamics Information Technology

Vice President and General Manager, Navy and Marine Corps

General Dynamics Information Technology

Lead GDIT’s Navy and Marine Corps technology services portfolio, with annual revenue above $700 million. Set business strategy, oversee financial performance and delivery, and drive growth across defense programs.

Atvērt
Blizzard Entertainment

Associate Director of International Marketing Strategy and Planning

Blizzard Entertainment

Lead Blizzard’s international gaming marketing strategy, investment priorities, and growth planning. Develop financial models, market frameworks, and recommendations for executive decision-making.

Atvērt