Intel Corporation
Intel Corporation
Intel Corporation shaxsiy kompyuterlar, maʼlumotlar markazlari, bulut infratuzilmasi, chekka tizimlar, tarmoqlar va 5G muhitlarida qoʻllaniladigan hisoblash texnologiyalarini ishlab chiqadi va ishlab chiqaradi. Kompaniya portfeliga Intel Core, Xeon va Atom protsessorlari, shuningdek diskret grafik yechimlar, sunʼiy intellekt tezlatkichlari, kremniy fotonikasi, oʻrnatilgan yechimlar hamda tarmoq va maʼlumotlarni saqlash texnologiyalari kiradi. Shuningdek, kompaniya unumdorlik, xavfsizlik va sunʼiy intellekt imkoniyatlariga ega hisoblash texnologiyalarini rivojlantirishga eʼtibor qaratgan holda dasturiy vositalar va texnik resurslar orqali dasturchilarni qoʻllab-quvvatlaydi.

Pre-Silicon Verification Engineer, PLL/FLL Clock IP

Verify Intel PLL and FLL clock-generator IP before silicon, developing UVM test environments and investigating design issues. Lead mixed-signal validation and work with design teams to refine IP features.

Tavsif

  • Build SystemVerilog and UVM test benches, verification environments, and tests.
  • Verify PLL and FLL clock-generator IP against microarchitecture specifications.
  • Maintain and improve verification infrastructure and methods across IP generations.
  • Investigate and identify root causes of pre-silicon issues in the verification environment.
  • Write test plans and take part in technical reviews with design teams.
  • Work with architects, RTL developers, and analog design teams.
  • Lead mixed-signal validation, including AMS simulations and schematic debugging.
  • Resolve issues that involve multiple teams.
  • Help define and refine architectural and microarchitectural features for IP design.

Talablar

  • Bachelor’s degree in Electrical or Computer Engineering or a related field with at least 4 years of relevant experience; or a master’s degree with at least 3 years; or a PhD with at least 1 year.
  • At least 2 years of experience with design verification and validation methods, including UVM, SystemVerilog, and standard EDA tools.
  • At least 2 years of experience using scripting languages such as Python and Perl.
  • Advanced skill in writing and debugging SystemVerilog UVM code.
  • Familiarity with PLL/FLL or SoC clocking and related RTL development.
  • Ability to work across teams with architects, RTL developers, and analog design teams.
  • Careful documentation of test plans and debugging of pre-silicon issues.
  • Proactive problem-solving and root-cause analysis skills.

Imtiyozlar

  • Competitive pay.
  • Stock bonuses.
  • Health benefits.
  • Retirement benefits.
  • Vacation benefits.
  • Hybrid work arrangement with time split between on-site and off-site work.

O‘xshash ish o‘rinlari