Intel Corporation
Intel Corporation
Intel Corporation izstrādā un ražo skaitļošanas tehnoloģijas, ko izmanto personālajos datoros, datu centros, mākoņinfrastruktūrā, perifērijas sistēmās, tīklos un 5G vidē. Uzņēmuma produktu portfelī ietilpst Intel Core, Xeon un Atom procesori, kā arī diskrētās grafikas risinājumi, mākslīgā intelekta paātrinātāji, silīcija fotonikas risinājumi, iegultie risinājumi un tīklu un datu glabāšanas tehnoloģijas. Uzņēmums atbalsta izstrādātājus arī ar programmatūras rīkiem un tehniskajiem resursiem, koncentrējoties uz veiktspēju, drošību un ar mākslīgo intelektu nodrošinātas skaitļošanas attīstību.

Pre-Silicon Verification Engineer, PLL/FLL Clock IP

Verify Intel PLL and FLL clock-generator IP before silicon, developing UVM test environments and investigating design issues. Lead mixed-signal validation and work with design teams to refine IP features.

Apraksts

  • Build SystemVerilog and UVM test benches, verification environments, and tests.
  • Verify PLL and FLL clock-generator IP against microarchitecture specifications.
  • Maintain and improve verification infrastructure and methods across IP generations.
  • Investigate and identify root causes of pre-silicon issues in the verification environment.
  • Write test plans and take part in technical reviews with design teams.
  • Work with architects, RTL developers, and analog design teams.
  • Lead mixed-signal validation, including AMS simulations and schematic debugging.
  • Resolve issues that involve multiple teams.
  • Help define and refine architectural and microarchitectural features for IP design.

Prasības

  • Bachelor’s degree in Electrical or Computer Engineering or a related field with at least 4 years of relevant experience; or a master’s degree with at least 3 years; or a PhD with at least 1 year.
  • At least 2 years of experience with design verification and validation methods, including UVM, SystemVerilog, and standard EDA tools.
  • At least 2 years of experience using scripting languages such as Python and Perl.
  • Advanced skill in writing and debugging SystemVerilog UVM code.
  • Familiarity with PLL/FLL or SoC clocking and related RTL development.
  • Ability to work across teams with architects, RTL developers, and analog design teams.
  • Careful documentation of test plans and debugging of pre-silicon issues.
  • Proactive problem-solving and root-cause analysis skills.

Priekšrocības

  • Competitive pay.
  • Stock bonuses.
  • Health benefits.
  • Retirement benefits.
  • Vacation benefits.
  • Hybrid work arrangement with time split between on-site and off-site work.

Saistītās vakances

coni+partner AG

Quantitative Finance Specialist, UCITS and AIF

coni+partner AG

Oversee fund performance measurement, attribution, and risk analysis for UCITS and AIF portfolios. Support client reporting, benchmark management, operational controls, and technology projects in Swiss financial services.

Atvērt
Nestle

Senior Finance Analyst, Capital Project Cost Controller

Nestle

Senior finance analyst overseeing capital project budgets for Nestlé Purina North America. The role covers cost forecasting, construction spend assurance, and financial governance.

Atvērt
Nestle

Nestlé Assistant Manager, Financial Accounting — Colombo

Nestle

Lead accounts payable performance, tax compliance, and financial reporting for Nestlé Lanka’s shared-services team in Colombo. Improve finance workflows, including SAP GR/IR clearing, vendor support, and process automation.

Atvērt
RSM US LLP

Director of Finance Automation

RSM US LLP

Lead growth, sales, and delivery for RSM’s Finance Transformation practice, helping modernize CFO operations through process advice, technology implementation, AI, and automation.

Atvērt