LogoFresh Jobs Ahead
Normal Computing
Normal Computing
51 – 200 Қызметкерлер
The available profile information identifies Normal Computing as a company founded in 2022, but does not describe its products, services, industry, or hiring context. More company-specific details are needed to provide a useful overview for job seekers.
LinkedIn
Компаниядағы жұмыс орындары

Senior DFT Hardware Engineer

Lead design-for-test for Normal Computing’s physics-inspired ASICs, covering scan, ATPG, MBIST, and silicon testability. Drive DFT architecture, verification, manufacturing readiness, and tapeout.

USАмерика Құрама ШтаттарыCAКалифорнияАраласТолық жұмыс күніАға маманЖетекшіҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері
Python

Сипаттама

  • Lead DFT architecture and implementation for next-generation physics-inspired ASICs, from early RTL through tapeout and silicon bring-up.
  • Set scan, ATPG, MBIST, and boundary-scan strategies.
  • Develop chip-level DFT architecture spanning scan insertion and compression, ATPG, MBIST, boundary scan/JTAG, and test access infrastructure.
  • Coordinate DFT insertion and integration across RTL, synthesis, and physical design.
  • Lead DFT verification, pattern generation, fault coverage analysis, test-mode validation, and signoff through tapeout.
  • Provide manufacturing partners with production-ready test patterns and collateral, including ATE integration, bring-up, and diagnosis documentation.
  • Build scalable DFT flows, automation, and practices with industry-standard EDA tools.
  • Set technical requirements, oversee contracted DFT work, and assess external partner deliverables.
  • Work across RTL, verification, physical design, silicon product engineering, manufacturing, and external partner teams.

Талаптар

  • At least seven years implementing DFT for complex ASICs or SoCs, including successful tapeouts.
  • Hands-on strength in scan insertion, ATPG, scan compression, fault coverage analysis, and test pattern generation.
  • Demonstrated experience with MBIST, boundary scan/JTAG, and DFT integration across RTL and gate-level designs.
  • Proficiency with Siemens Tessent, Synopsys TestMAX, or Cadence Modus.
  • Sound knowledge of RTL design, synthesis, static timing analysis, and physical design considerations.
  • Experience delivering manufacturing test patterns and working with silicon product engineering or ATE teams.
  • Strong scripting ability in Python, Tcl, or similar languages.
  • Able to independently own DFT architecture, lead cross-functional technical decisions, and communicate across design, verification, and product engineering teams.
  • Experience creating DFT architecture and methodology from the ground up for a new ASIC program.
  • Familiarity with IEEE 1500, IEEE 1687 (IJTAG), hierarchical DFT, and advanced scan compression techniques.
  • Experience with memory redundancy, built-in self-repair (BISR), silicon diagnosis, and yield improvement.
  • Experience working with external DFT implementation partners or managing outsourced deliverables.
  • Exposure to AI accelerators, memory-intensive architectures, or unconventional computing systems.
  • Experience using AI-assisted or agentic tools to automate silicon design and verification workflows.

Артықшылықтар

  • Equal opportunity employer.
  • Inclusive workplace committed to diversity.
  • Reasonable accommodations available for people with disabilities.

Ұқсас жұмыс орындары

Normal Computing

Hardware Engineer, Performance Modeling

Normal Computing
51 – 200 Қызметкерлер
USАмерика Құрама ШтаттарыCAКалифорнияАраласТолық жұмыс күніОрта деңгейАға маманҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері
C++Python

Build transaction-level performance models for Normal Computing’s physics-inspired AI ASICs. Compare model predictions with RTL, FPGA, and synthesis results to inform hardware architecture.

Ашу
Normal Computing

Firmware Engineer

Normal Computing
51 – 200 Қызметкерлер
USАмерика Құрама ШтаттарыCAКалифорнияАраласТолық жұмыс күніОрта деңгейАға маманҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері

Develop embedded SoC firmware and APIs for Normal Computing’s AI and silicon systems. Build environments for development, simulation, debugging, verification, and stress testing.

Ашу
Normal Computing

Senior Analog Hardware Engineer

Normal Computing
51 – 200 Қызметкерлер
USАмерика Құрама ШтаттарыCAКалифорнияАраласТолық жұмыс күніОрта деңгейАға маманҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері

Design mixed-signal circuits, memory, and analog IP for Normal Computing’s applied AI and semiconductor systems. Build silicon technology spanning early circuit design through silicon bring-up.

Ашу
Cisco

ASIC Packaging Signal and Power Integrity Engineer

Cisco
H1B визасының демеушісіАппараттық құралКәсіпорынҚауіпсіздік
USАмерика Құрама ШтаттарыCAКалифорния
155 000 $ – 222 600 $ / жыл
АраласТолық жұмыс күніОрта деңгейАға маманҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері

Develop next-generation high-speed networking hardware at Cisco through ASIC package and interconnect design, simulation, and validation. Focus on signal and power integrity across advanced packaging.

Ашу
Arable

Principal Hardware Engineer at Arable (Hybrid, United States)

Arable
51 – 200 Қызметкерлер
H1B визасының демеушісіАзық-түлік және сусындарКонсалтингЛогистика
USАмерика Құрама ШтаттарыCAКалифорнияАраласТолық жұмыс күніЖетекшіҚажетті Тіл: ағылшын тіліАппараттық құралдар инженері

Lead PCB-based agricultural sensing hardware from prototype through production at Arable. Help build reliable farm data systems through engineering leadership and cross-functional collaboration.

Ашу