Ralliant
Ralliant
Ralliant is a global precision technologies company creating engineered components, assemblies, and systems for electrified and digital products. Its work supports demanding applications across manufacturing, healthcare, and defense, including medical equipment and defense systems. Ralliant works closely with engineers to turn complex requirements into reliable products, combining precision manufacturing with continuous improvement through its Ralliant Business System and a portfolio of specialized technology capabilities.

ASIC Design Manager (Hybrid)

Lead Tektronix’s digital ASIC organization and guide architecture, physical implementation, tapeout, silicon bring-up, and engineering team development for test and measurement platforms.

Description

  • Lead and develop digital ASIC design, verification, and physical design engineers
  • Own the complete digital ASIC lifecycle from microarchitecture and RTL through IP integration, physical design, signoff, tapeout, and silicon bring-up
  • Define technical direction for digital IP, subsystems, full-chip integration, and physical implementation
  • Direct physical design planning and execution, including floorplanning, power-grid architecture, clock distribution, congestion analysis, routing optimization, engineering change orders, and design closure
  • Use digital-on-top development flows for mixed-signal designs
  • Oversee signoff work covering static timing, signal integrity, power integrity, IR drop, electromigration, formal equivalence, DRC, LVS, and tapeout readiness
  • Work with product and system architects to convert requirements into ASIC specifications, partitioning approaches, interfaces, and performance goals
  • Coordinate delivery across UVM verification, DFT, CAD, packaging, validation, product engineering, foundry, and external design-services teams
  • Partner on die planning, bump assignments, power delivery, thermal performance, manufacturability, and package integration
  • Create and execute plans for schedules, resources, costs, milestones, and risk mitigation
  • Maintain design quality through defined methodologies, technical reviews, lint and CDC readiness, implementation checks, and signoff standards
  • Advance ASIC design flows, automation, and engineering practices
  • Support silicon bring-up, characterization, post-silicon debugging, and production-readiness work
  • Oversee contractors, external design-service providers, IP vendors, and technical partners
  • Participate hands-on in technical reviews and critical design or implementation tasks

Requirements

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, a related technical discipline, or equivalent practical experience
  • Substantial experience developing ASICs or complex digital integrated circuits, including digital design and physical implementation
  • Background leading technical projects, mentoring engineers, or coordinating multidisciplinary engineering teams
  • Strong command of digital design methods, including microarchitecture, synthesizable SystemVerilog or Verilog RTL, IP integration, synthesis, constraint development, and static timing analysis
  • Experience with physical design and implementation, including several of floorplanning, power planning, clock-tree synthesis, place-and-route, timing closure, engineering change orders, power integrity, or physical signoff
  • Familiarity with ASIC verification, DFT, packaging, CAD, and silicon-validation interfaces and handoffs
  • Experience with industry-standard ASIC design, implementation, timing, or signoff tools from Cadence, Synopsys, Siemens EDA, or equivalent vendors
  • Experience taking an ASIC through major milestones such as design closure, tapeout, silicon bring-up, qualification, or production release
  • Strong communication, collaboration, organization, and problem-solving abilities
  • Preferred: experience managing or formally leading engineering teams, including hiring, coaching, career development, and resource planning
  • Preferred: Master’s or doctoral degree in Electrical Engineering, Computer Engineering, or a related field
  • Preferred: experience leading complete digital ASIC or SoC implementation through tapeout
  • Preferred: experience with high-speed digital or mixed-signal ASICs, DSP architectures, data-converter interfaces, or instrumentation applications
  • Preferred: experience with multi-mode, multi-corner timing analysis, signal-integrity analysis, IR-drop and electromigration verification, or related physical signoff methods
  • Preferred: experience optimizing designs for performance, power, area, yield, reliability, and manufacturability
  • Preferred: familiarity with flip-chip packaging, bump planning, package co-design, multi-chip modules, chiplets, or advanced packaging technologies
  • Preferred: experience with FPGA prototyping, emulation, or pre-silicon validation techniques
  • Preferred: experience working with foundries, OSAT partners, external IP vendors, EDA suppliers, or design-services providers
  • Preferred: experience improving ASIC development methodologies, automation, and team execution practices

Benefits

  • Help shape future Tektronix instrumentation platforms
  • Lead an engineering team responsible for strategic silicon development
  • Influence technology direction, engineering methods, and program delivery
  • Access professional development and ongoing learning opportunities
  • Work within a collaborative engineering culture
  • Help recruit and retain engineers while supporting their career growth and development

Related Jobs

Joma Jewellery & Katie Loxton

Customer Experience Specialist (Fixed-Term Contract) – Joma Jewellery & Katie Loxton

Joma Jewellery & Katie Loxton
51 – 200 Employees
FashionRetail

Support Joma Jewellery and Katie Loxton customers by phone, email and webchat, processing refunds and resolving service issues. Coordinate with ecommerce and operations teams in a predominantly remote role with monthly visits to the Banbury office.

Open