AccelerComm Ltd
AccelerComm Ltd
AccelerComm Ltd dezvoltă tehnologii de comunicații de înaltă performanță pentru rețelele 5G. Algoritmii săi de comunicații brevetați și proprietatea intelectuală pentru nivelul fizic sunt concepute pentru rețelele de acces radio, ajutând operatorii, producătorii de echipamente și furnizorii de cipuri să abordeze provocările legate de capacitatea rețelei, latență, consumul de energie și eficiența spectrală. Compania activează în domeniile telecomunicațiilor, producției și consultanței și contribuie la colaborarea din industrie prin participarea la O-RAN ALLIANCE.

Senior ASIC and FPGA Design Team Leader at AccelerComm

Lead the development of power-efficient, space-qualified 5G base-station hardware at AccelerComm. Guide ASIC and FPGA IP delivery, engineering teams, customer technology work, and design strategy.

Descriere

  • Set the technical roadmap for improving power efficiency in the newest generation of space-qualified devices
  • Deliver hardware technology to customers
  • Define strategic direction for technical decisions and company-level planning
  • Work closely with Algorithm, System Architecture, and Software teams
  • Provide technical leadership to ensure projects are delivered successfully and on schedule
  • Manage and develop the team by building knowledge and supporting professional growth
  • Convert product requirements into hardware deliverables with the executive team
  • Assist customers through presales and product-development discussions
  • Oversee FPGA and ASIC implementation using established industry techniques
  • Develop UVM-based verification testbenches
  • Lead engineering methods, processes, and design practices, incorporating AI where practical
  • Mentor team members, provide coaching, and deliver regular feedback

Cerințe

  • Demonstrated success leading teams and delivering complex intellectual property
  • Expertise in RTL design with Verilog and SystemVerilog for complex ASIC and FPGA products
  • Strong experience delivering digital designs for ASIC and FPGA platforms
  • Experience optimizing timing and hardware resources for high-throughput data or signal-processing systems
  • Experience with power-management methods, synthesis, and timing analysis
  • Advanced proficiency with EDA tools for simulation and synthesis
  • Understanding of project-management methods across the full design lifecycle, including agile and waterfall approaches
  • Knowledge of requirements capture and traceability practices
  • Knowledge of communications signal-processing algorithms, such as error correction, equalisation, channel estimation, and beamforming, is desirable
  • Understanding of UVM verification methods or practical experience applying UVM to IP verification is desirable
  • Experience with high-speed interfaces including AMBA, PCI-E, or JESD is desirable
  • Understanding of C++ or SystemC for design modelling and integration is desirable
  • Experience with Technology Readiness Models is desirable
  • Understanding of system architecture within a multidisciplinary project team is desirable

Beneficii

  • Salary is competitive and determined by skills and experience
  • Annual performance-based bonus of up to 20% of salary
  • Periodic grants of EMI share options
  • Pension scheme
  • Private health insurance
  • Flexible working hours
  • Hybrid working arrangement

Locuri de muncă similare

Centorrino Technologies

Remote Risk Management Specialist — Australia

Centorrino Technologies

Implement a risk management system for regulated Australian organisations, translating governance needs into configuration, testing, reporting and adoption. Work across the implementation lifecycle with stakeholders on risk data, controls and executive reporting.

Deschide