
Senior DFT Hardware Engineer
Normal Computing51 – 200 Zaposleni
Lead design-for-test for Normal Computing’s physics-inspired ASICs, covering scan, ATPG, MBIST, and silicon testability. Drive DFT architecture, verification, manufacturing readiness, and tapeout.
Odpri


