Cisco
Cisco
Cisco tarmoqlar, xavfsizlik va raqamli infratuzilmaga ixtisoslashgan korporativ texnologiyalar kompaniyasidir. Uning mahsulotlar portfeliga marshrutizatorlar, kommutatorlar, optik transiverlar, dasturlashtiriladigan kremniy yechimlari, chekka hisoblash platformalari, Webex hamkorlik vositalari, kuzatuvchanlik mahsulotlari, sun’iy intellekt asosidagi dasturiy ta’minot va bulut orqali boshqariladigan xizmatlar kiradi. Cisco texnologiyalar, professional xizmatlar, treninglar va doimiy yordam ko‘rsatish orqali korxonalar, xizmat ko‘rsatuvchi provayderlar hamda davlat tashkilotlariga yirik tarmoqlar va ma’lumotlar markazlarini loyihalash, boshqarish va himoyalashda ko‘maklashadi.

Senior ASIC DFT Engineer - Austin, Hybrid

Develop DFT logic, test architectures, and validation flows for Cisco Silicon One networking chips. Partner with RTL, verification, physical design, and multifunctional teams.

Tavsif

  • Join the Silicon One development organization as an ASIC DFT Engineer
  • Partner with front-end RTL, design verification, backend physical design, and multifunctional teams
  • Interpret chip architecture and establish DFT requirements early in the design cycle
  • Implement hardware DFT capabilities for ATE, in-system testing, debugging, and diagnostics
  • Create DFT IP and integrate full-chip testability features through coordinated RTL development
  • Support test-logic integration and validation across implementation and post-silicon flows
  • Advance DFT and quality processes through implementation and post-silicon validation
  • Support physical design signoff activities
  • Develop reusable test and debug strategies for new silicon device models, bare die, and stacked die
  • Develop solutions and troubleshoot issues with limited mentorship

Talablar

  • Bachelor’s or master’s degree in electrical or computer engineering
  • Seven or more years of experience
  • Experience with current DFT, test, and silicon engineering practices
  • Experience with JTAG protocols and Scan and BIST architectures, including memory BIST and boundary scan
  • Experience with ATPG and EDA tools including TestMax, Tetramax, Tessent, and PrimeTime
  • Experience with gate-level simulation and debugging using VCS or other simulators
  • Experience in post-silicon validation and debugging
  • Ability to work with ATE patterns and P1687
  • Ability to develop solutions and debug with limited mentorship
  • Verilog design experience, including custom DFT logic and IP integration
  • Familiarity with functional verification
  • DFT CAD development experience spanning test architecture, methodology, and infrastructure
  • Experience with test static timing analysis
  • Experience validating silicon after production using DFT patterns
  • SystemVerilog logic-equivalence checking and test-timing validation skills

Imtiyozlar

  • Medical, dental, and vision insurance
  • 401(k) plan with Cisco matching contributions
  • Paid parental leave
  • Short- and long-term disability coverage
  • Basic life insurance
  • Cisco restricted stock unit grants may be available
  • Ten paid holidays per full calendar year
  • One floating holiday for non-exempt employees
  • Paid birthday day off
  • Paid year-end holiday shutdown
  • Four paid personal wellness days
  • Sixteen paid vacation days for non-exempt employees
  • Flexible vacation time off program for exempt employees
  • Eighty hours of sick time provided upon hire and each January 1 thereafter
  • Up to eighty hours of unused sick time carried forward
  • Additional paid time away for critical or emergency family issues
  • Optional ten paid volunteer days per full calendar year
  • Annual bonuses for non-sales roles, subject to Cisco policies

O‘xshash ish o‘rinlari

Cornell University

Assistant Director of Corporate and Employer Engagement

Cornell University

Build industry partnerships for Cornell Duffield Engineering by connecting faculty with corporate collaborators. Coordinate employer outreach, recruitment pathways, research sponsorships, and cross-campus engagement.

Ochish
ICF

Senior Publications Managing Editor

ICF

Lead ICF Next’s quarterly magazine from production planning through release, maintaining editorial quality and coordinating stakeholder approvals. Apply federal publishing standards, GPO and Chicago style, and Section 508 accessibility requirements.

Ochish
RELX

Editor-in-Chief, Device Journal

RELX

Lead editorial direction for Cell Press’s Device journal, which publishes applied technology research. Guide the editorial team, evaluate submissions, and build relationships with researchers worldwide.

Ochish
LexisNexis

Editor-in-Chief, Device Journal

LexisNexis

Lead editorial strategy for Elsevier’s Cell Press journal Device, which publishes applied technology research. Manage the editorial team and work with researchers worldwide to shape the journal.

Ochish