LogoFresh Jobs Ahead
YosysHQ
YosysHQ
1 – 10 Angajați
Hardware
YosysHQ dezvoltă Yosys și proiecte open-source conexe pentru automatizarea proiectării electronice (EDA) în domeniul ingineriei hardware. Compania combină instrumente open-source cu produse și servicii comerciale care ajută echipele de electronică să își îmbunătățească fluxurile de lucru pentru proiectarea hardware-ului digital, fiind astfel relevantă pentru profesioniștii care activează în diverse domenii ale dezvoltării hardware și EDA.
LinkedIn
Locurile de muncă ale companiei

Synthesis or Formal Verification Developer — YosysHQ, Austria Remote

Join YosysHQ as an open-source EDA developer working on synthesis or formal verification tools. The role involves independent development in C++, Rust, and Python across hardware design and verification projects.

ATAustria
6.000 € / lună
RemoteContractNivel mediuSeniorLimbă Obligatorie: englezăInginer software
C++PythonRust

Descriere

  • Support YosysHQ’s synthesis or formal verification work
  • Develop and maintain EDA tools in C++, Rust, and Python
  • Implement hardware model checking, formal methods, RTL/ASIC synthesis, or related workflows
  • Create engineering and scientific software, implement algorithms from research literature, or contribute to compiler projects
  • Learn and contribute to a substantial existing open-source codebase
  • Own assigned work and resolve technical challenges independently
  • Advance Yosys and the broader open-source EDA ecosystem
  • Engage with and potentially contribute to YosysHQ’s open-source tooling

Cerințe

  • Proficiency in C++ or Rust for formal verification, with willingness to learn the other languages and Python
  • Familiarity with implementing hardware model checking is preferred
  • Alternatively, experience in verification or formal methods, including SAT/SMT solving, automated or interactive theorem proving, programming language theory, or automata theory
  • Some exposure to RTL hardware design for formal verification
  • Proficiency in C++ for synthesis work
  • Some RTL hardware design experience, ideally involving ASICs
  • Relevant experience may include engineering or scientific software, research-algorithm implementation, or compiler development
  • Experience working your way into a large existing project
  • Ability to own assigned responsibilities and work independently with limited supervision
  • Must not reside in a country subject to sanctions or export restrictions or be prohibited from working for the US government
  • Application requires a CV and brief cover letter

Beneficii

  • Remote work with flexible arrangements
  • Flexible working hours
  • Part-time scheduling from one to five days per week
  • Flat pay structure with the same rate for all team members
  • Work from your chosen location
  • Team meetings generally take place between 3 p.m. and 6 p.m. Vienna time, with flexibility outside that window

Locuri de muncă similare