Codasip
Codasip
Codasip yra puslaidininkių IP ir procesorių projektavimo įmonė, daugiausia dėmesio skirianti RISC-V technologijai, saugiam silicui ir funkcinei saugai. Jos portfelį sudaro CHERI palaikantys 64 bitų RISC-V taikomųjų programų branduoliai, įterptųjų sistemų ir automobilių pramonės procesoriai, taip pat projektavimo priemonės, tokios kaip „Codasip Studio“ ir „CodAL“ kalba. Įmonė kuria tiek standartinį procesorių IP, tiek pritaikytas platformas reiklioms rinkoms, įskaitant automobilių pramonę, gynybą, aviaciją, pramonines sistemas ir ypatingos svarbos infrastruktūrą. Subūrusi techninės įrangos ir kibernetinio saugumo komandas, Codasip kuria procesorių technologijas, skirtas reguliuojamų sričių taikomųjų programų saugumo ir patikimumo poreikiams tenkinti.

Verification Engineer – RISC-V CPUs (Hybrid, Czechia)

Join Codasip to verify RISC-V processors and extensions within a secure semiconductor architecture company. Build automated verification flows for advanced CPU designs.

Aprašymas

  • Validate RISC-V processors and processor extensions
  • Create verification solutions spanning testbenches, testbench components, stimulus generation, and formal environments
  • Work with engineers to complete verification activities for components and subsystems
  • Establish verification strategies for blocks and subsystems and choose suitable tools
  • Assess technical specifications and provide feedback focused on verification
  • Execute simulations, investigate defects, and determine root causes for complex issues
  • Plan, estimate, prioritize, and monitor assigned work
  • Measure and report verification performance metrics
  • Develop automated verification workflows
  • Verify advanced CPUs, including complex out-of-order processor designs
  • Own designated areas of the design and apply multiple verification approaches

Reikalavimai

  • Be currently based in the Czech Republic and have the right to work there
  • Have commercial experience applying functional processor verification methods to CPUs or other ASICs, including simulation, test generation, coverage analysis, and gate-level simulation
  • Understand verification of CPU architectures or other intellectual property
  • Write clear, concise code in SystemVerilog, Python, C++, Rust, or a comparable language
  • Have previously owned verification for a design block
  • Use Linux to automate routine tasks
  • Know version-control tools such as Git and SVN
  • Understand the RISC-V architecture
  • Have a strong understanding of computer systems and architecture
  • Demonstrate analytical thinking and collaborative team skills
  • Work effectively across teams to debug problems and identify root causes

Privalumai

  • The posting does not specify benefits, perks, or additional compensation.

Susiję darbai

Fetch 📦

Director of Strategic Accounts, Florida (Remote)

Fetch 📦

Lead enterprise and national customer relationships for Fetch’s PropTech platform, expanding strategic accounts and securing complex agreements. Grow regional adoption and revenue through cross-functional partnership and account expansion.

Atidaryti