
Product Engineer II, Memory IP — Shanghai Onsite
Cadence Design SystemsSupport Cadence Memory PHY IP products in Shanghai through subsystem integration, verification, implementation, and customer troubleshooting. Collaborate with customers and global engineering teams across pre-silicon and post-silicon activities.





